IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of: Adrian P. Wise Application No.: Not Yet Known § Filed: February 5, 2001 Art Unit: 2783 (anticipated) § For: MULTISTANDARD VIDEO Examiner: Follansbee, J. (anticipated) DECODER AND DECOMPRESSION SYSTEM FOR PROCESSING Attorney Docket No.: 94100419(EP)USC1X1C1D8 PDDD

Š ENCODED BIT STREAMS INCLUDING PIEPLINE PROCESSING AND § METHODS RELATING THERETO Ş

COMMUNICATION - SUBMISSION OF FORMAL DRAWINGS

BOX PATENT APPLICATION Assistant Commissioner of Patents Washington DC 20231

Sir

Transmitted herewith are 169 formal drawings on 124 sheets.

In the event a fee is due, the Commissioner is hereby authorized to charge payment of any fees associated with this communication or credit any overpayment to Deposit Account No. 04-1175.

Respectfully submitted,


DISCOVISION ASSOCIATES

Date: 2/5/01

Richard Stokey Reg. No. 40,383

DISCOVISION ASSOCIATES INTELLECTUAL PROPERTY DEVELOPMENT P.O. Box 19616 Irvine, California 92623 (949) 660-5006

RS:sd



F1G. 1





FIG. 2(A)











FIG. 3A-1


















FIG. 6






FIG. 8(A)





FIG. 8(B)






FIG. 9(B)





FIG. I O






FIG. 12






FIG. 13













FIG. 16














FIG.22




FIG.23




FIG.24




FIG. 25




FIG. 26




FIG.27




FIG.28




FIG.29






FIG.31




FIG.32




FIG.33







FIG.34






MPEG 4:2:0 macroblock

FIG.36A



JPEG 2:1:1 macroblock

FIG.36B









FIG.38







Access Start Data Transfer Default State









DRAM_data[31:0]







FIG.46

TIME
















Any other signal





enable[1]

addr[7:0]

data[7:0]


enable[1]

addr[9:0]

data[7:0]

rw

rw









FIG.55











FIG.59






FIG.61




FIG.62




FIG.63

This looks like an MPEG picture start




FIG.64




FIG.65








FIG.66












FIG.71






FIG.72





$$\begin{cases} \text{horiz_macroblocks} = \frac{\text{horiz_pels} + 15}{16} \\ \text{vert_macroblocks} = \frac{\text{vert_pels} + 15}{16} \end{cases}$$

FIG.75





FIG. 76






FIG.78

Quantised values Post Processing Control logic

FIG.79








FIG.80





Error signal, motion vectors and other Tokens











FIG.87







FIG.89






FIG.9 I







FIG.92







	1	2	3	4	5	6	7	8	9	10	11
	12	13	14	15	16	17	18	19	20	21	22
-	23	24	25	26	27	28	29	30	31	32	33

FIG.96




FIG.97


DATA 00 DATA 00	DATA 00	DATA 00	DATA 01	DATA 02	
--------------------	---------	---------	---------	---------	--


DATA 00
DATA 00
DATA 00
DATA 00
DATA 01


FIG.98

1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16
59	58	59	60	61	62	63	64

FIG.99










FIG. 104




FIG. 105

DATA 00 DATA 00	DATA 00	DATA 00	DATA 01	DATA 02
--------------------	---------	---------	---------	---------

DATA 00	DATA 00	DATA 00	DATA 00	DATA 01	DATA 02

FIG. 106









FIG. 107

























FIG. 1 18








FIG. 121A

FIG. 12 1B




FIG. 122







FIG. 123










FIG. 127




FIG. 128




FIG. 129




FIG. 130




FIG. 131





FIG. 132






FIG. 135




FIG. 136




FIG. 137





FIG. 138







FIG. 140






FIG. 142




FIG. 143




FIG. 144




FIG. 145




FIG. 146




FIG. 147




FIG. 148

0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

FIG. 149




FIG. 150




FIG. 151






FIG. 152

Read Cycle



Write Cycle






FIG. 155




FIG. 156




FIG. 157






FIG. | 58





BUFFER OFFSET 0x00

COMPONENT	OFFSET	$0 \sim 0.00$	_	

00	01	02	03	04	05	06	07	08	09	OA	OB
0C	OD	0E	OF	10	11	12	13	14	15	16	17
18	19	1A	1B	1C	1D	1E	1F	20	21	22	23
24	25	26	27	28	29	2A	2B	2C	2D	2E	2F
30	31	32	33	34	35	36	37	38	39	3A	3B
3C	3D	3E	3F	40	41	42	43	44	45	46	47
48	49	4A	4B	4C	4D	4E	4F	50	51	52	53
54	55	56	57	58	59	5A	5B	5C	5D	5E	5F
60	61	62	63	64	65	66	67	68	69	6A	6B
6C	6D	6E	6F	70	71	72	73	74	75	76	77
78	79	7A	7B	7C	7D	7E	7F	80	81	82	83
84	85	86	87	88	89	88	8B	8C	8D	8E	8F

FIG. 161A

COMPONENT1 OFFSET 0x100 +

		01				
	06	07	08	09	OA	0B
		OD				
ı		13				
ı	18	19	1A	1B	1C	1D
I	1E	1F	20	21	22	23


FIG. 16 1B


COMPONENT1 OFFSET 0x200 +

00 01 02 03 04 05
06 07 08 09 0A 0B

OC OD OE OF 10 11
12 13 14 15 16 17
18 19 1A 1B 1C 1D
1E 1F 20 21 22 23


FIG. 161C






BLOCK ADDRESS=0+0+0x5D8+0x28+0x2C+1=0x62D


FIG. 163A




BLOCK ADDRESS= $0+0+0+0\times2A+0+0=0\times2A$

FIG. I 63B











FIG. 167






FIG. 169